In this paper, we report a method to increase the open-circuit voltage ͑V OC ͒ of an organic solar cell by inserting an interfacial layer between the donor and acceptor layers to form a cascade-type energy band structure. We demonstrate its feasibility using a recently reported asymmetric pentacene derivative, tetraceno͓2,3-b͔thiophene ͑TT͒ as a donor material, C 60 as an acceptor material, and copper phthalocyanine ͑CuPc͒ as the sandwich layer. The V OC was increased from 0.3 V for the device with no CuPc sandwich layer to 0.56 V for 13 nm thick CuPc layer. The power conversion efficiency ͑PCE͒ of the device with 13 nm CuPc layer was 1.53% and the fill factor ͑FF͒ was 0.64, in comparison to TT/ C 60 device which had a PCE of 0.78% and a FF of 0.52. © 2007 American Institute of Physics. ͓DOI: 10.1063/1.2817935͔
Research in organic solar cells has attracted much attention in the past decades owing to their potential as an economical source of renewable energy and ease of fabrication. [1] [2] [3] [4] [5] [6] [7] Extensive efforts are being made to improve the efficiency by using low band gap polymers [8] [9] [10] and multilayer tandem device structures. 6, 11 Pentacene has previously been used as a donor material in bilayer photovoltaic 12, 13 devices owing to its high field effect mobility, 14 absorption spectrum comparable to copper phthalocyanine ͑CuPc͒, 15 and large exciton diffusion length. However, the high highest occupied molecular orbital ͑HOMO͒ level of pentacene leads to lower V OC ͑ϳ0.4 V͒ because difference in the HOMO of pentacene ͑donor material͒ and the lowest unoccupled molecular arbtial ͑LUMO͒ of C 60 ͑accep-tor material͒ determines the V OC of the device. 16 An alternative way to improve the V OC of the device is to make use of an acceptor material with a higher LUMO level, 17 but there is limited choice in good acceptor materials.
In this paper, we demonstrate a method to enhance the V OC of organic solar cells by inserting a thin interfacial layer between the n-and p-type materials. This approach is specifically useful in the case where the V OC is low due to the small difference of the HOMO of the p-type material and the LUMO of the n-type material. To demonstrate the concept, we used a recently reported asymmetric pentacene derivative, tetraceno͓2,3-b͔thiophene ͑TT͒, that shows greater solution stability over pentacene and has a high carrier mobility. 18 The sandwich material was chosen such that its HOMO is lower than that of TT ͑p-type material͒ and its LUMO is higher than that of C 60 ͑n-type material͒, thereby forming a cascade structure in the energy band diagram. We have chosen copper phthalocyanine ͑CuPc͒ as the sandwich material because of its appropriate energy levels and relatively high carrier mobility. Figure 1 shows the chemical structure, of the materials used, the photovoltaic device structure, and the corresponding energy band diagram. The HOMO and LUMO levels of the three materials form a cascade energy structure such that an exciton formed in any of the three layers will dissociate into a free electron and a hole at the interface between two organic layers. Also, the dissociated electrons and holes do not see any barrier during charge transport toward the electrodes. Photovoltaic devices with CuPc sandwich layers of varying thickness ͑0-18 nm͒ were prepared on patterned idium tin oxide ͑ITO͒ glass substrates. Before depositing the organic and metal layers, ITO glass was cleaned by sequential rinsing in detergent, de-ionized water, acetone, and isopropyl alcohol followed by UV ozone treatment. A thin layer of poly͑3,4-ethylenedioxy thiophene ͑PEDOT͒ doped poly͑styrenesulfonate͒ was spun cast on cleaned ITO at 4000 rpm for 60 s, followed by baking at 200°C for 20 min. The organic layers were deposited by thermal evaporation at a base a͒ Author to whom correspondence should be addressed. Electronic mail: yangy@ucla.edu.
FIG. 1. ͑Color online͒ ͑a͒ Chemical structure of the materials used. ͑b͒ Schematic device structure. ͑c͒ Energy band diagram of the device. pressure of 2 ϫ 10 −6 torr. A TT layer ͑30 nm͒ was deposited at 0.5 Å / s followed by CuPc and a 30 nm thick C 60 at 0.3 Å / s. An 8 nm thick bathcuporine ͑BCP͒ layer was deposited at 1.0 Å / s as a hole blocking layer, 5 and finally an 80 nm thick Al layer was deposited as a cathode. Annealing of the devices was carried out at 140°C for varying times until the device performance was optimized. The devices were characterized for their current density-voltage ͑J-V͒ characteristics in a nitrogen filled glove box using a Keithley 2400 source-measure unit. The photocurrent was measured under standard AM1.5 solar illumination at 100 mW/ cm 2 generated by a Thermal Oriel 150 W solar simulator. The absorption spectra were taken both in the reflection and transmission mode using a Varian Cary UV-visible spectrophotometer. Figure 2 shows the absorption spectra in reflectance mode for devices with varying thicknesses of the CuPc sandwich layer. As the CuPc layer thickness increases, we begin to observe the absorption features from CuPc in the longer wavelength region at around 700 nm. On the other hand, the absorption peaks for TT at 490 and 530 nm begin to decrease in intensity with increasing CuPc layer thickness. This can be explained as a result of interference effects which lead to a decrease in the intensity of the optical field in the TT layer.
The series resistance of the sandwich device structure was calculated from the slope of the linear region of the dark I-V curve at higher voltages. The series resistance of all these devices was very low around 2 -3 ⍀ cm 2 . Also, the reverse bias current decreases and the rectification ratio increases with increasing CuPc layer thickness. This shows that the shunt resistance increases with increasing CuPc thickness.
I-V characteristics under illumination for pristine devices with CuPc thickness varying from 0 -18 nm are shown in Fig. 3 . As the thickness of CuPc sandwich layer increases, the open circuit voltage ͑V OC ͒ increases from 0.16 V for no CuPc sandwich layer to 0.44 V for 8 nm CuPc layer and remains constant with further increase in CuPc thickness. On the other hand, the short circuit current density ͑J SC ͒ decreases slightly with increasing CuPc thickness. Device performance was further improved by annealing the devices at 140°C for varying times. After annealing, the reverse bias current decreases for all devices, indicating an increase in the shunt resistance. Annealing of these devices gradually increases the V OC with annealing time, and V OC saturates after annealing for 2 h. The device parameters for the optimized devices are summarized in Table I . V OC reaches a maximum value of 0.55 V for 8 nm thick CuPc layer and is slightly larger than the V OC of the CuPc/ C 60 device ͑0.52 V͒. We hypothesize that the initial increase and subsequent saturation of V OC with increasing CuPc thickness is due to the percentage coverage of the CuPc layer. For CuPc layer thickness below 8 nm, the CuPc film does not fully cover the TT surface and the device structure has both CuPc/ C 60 and TT/ C 60 interfaces. The V OC for such a device is in between the V OC of TT/ C 60 device and that of CuPc/ C 60 device. As we increase the CuPc layer thickness, the surface coverage of CuPc increases and the CuPc/ C 60 interface area increases while that of TT/ C 60 decreases. Thus, on increasing the CuPc layer thickness, the V OC eventually approaches that of CuPc/ C 60 device.
On the other hand, there is no appreciable difference in J SC until CuPc layer thickness of 5 nm and decreases beyond 5 nm of CuPc layer. The decrease in I SC with increasing CuPc thickness can be explained from the external quantum efficiency ͑EQE͒ versus wavelength data shown in Fig. 4 . From Fig. 4 , we see that as the thickness of the CuPc increases, the contribution to the EQE from TT decreases and eventually vanishes for thickness beyond 8 nm. This can also be explained in terms of the percentage coverage of CuPc layer. For CuPc thickness below 5 nm, when the CuPc coverage is not complete, the excitons formed in TT can dissociate either at the TT/ C 60 interface or at TT/CuPc interface. But the exciton dissociation at the TT/CuPc is not as efficient than that at TT/ C 60 interface. For this reason, as we increase the thickness of the CuPc layer, excitons generated in TT cannot be efficiently dissociated because of increasing TT/ CuPc interface area. For CuPc layer thickness beyond 8 nm when the CuPc completely covers the TT surface, the exciton dissociation at TT/CuPc is almost negligible, and hence we do not see any contribution from TT toward the EQE. Another possible reason for the decreasing contribution from TT toward EQE with increasing CuPc layer thickness is the low electron mobility in CuPc layer. Excitons forming in the TT layer dissociate into electron and hole at the TT/CuPc interface. After the exciton dissociation, the electrons in the LUMO of CuPc layer drift toward the CuPc/ C 60 interface. However, due to the low electron mobility in CuPc, not all electrons formed at the TT/CuPc interface reach the C 60 layer. Thus, if the thickness of CuPc layer is large, then we observe a decrease in the contribution toward EQE in the wavelength range where TT absorbs. Therefore, a compromise between increasing V OC and decreasing I SC with CuPc thickness has to be achieved. Best device performance is obtained for CuPc layer thickness of 13 nm for which the V OC is 0.56 V, I SC is 4.3 mA/ cm 2 , PCE is 1.54%, and FF is 0.64. On the other hand, just for TT/ C 60 device, the V OC is 0.30 V, I SC is 4.88 mA/ cm 2 , PCE is 0.78%, and FF is 0.52. We used ͓6,6͔-phenyl-C61-butyric acid methyl ester which has a higher LUMO level than C 60 as an acceptor material and found that the V OC increased to 0.57 V. However, J SC decreased by over two times resulting in only a small increase in PCE.
In conclusion, we have demonstrated a method to engineer the V OC of an organic solar cell, which is achieved by inserting an interfacial layer between the n-type and p-type organic semiconductors, and forming a cascade-type energy structure. V OC of TT/ C 60 device was increased significantly from 0.3 to 0.56 V by incorporating a thin layer of high ionization potential material such as CuPc without compromising with the I SC of the device. This type of device structure can be helpful in increasing the V OC of devices utilizing low band gap materials which generally have low ionization potential and hence low V OC .
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